Abstract-Miniature electronic systems are needed in a rapidly expanding array of applications ranging from wearable devices to robotics. This paper describes a production technique that utilizes environmentally friendly processes and relatively simple equipment to fabricate miniature system modules from leadless packaged components. Fine-feature nanoparticle silver conductors are used to interconnect leadless components that are grouped together in a monolithic block. The silver conductors are fabricated by filling laser-ablated channels with nanosilver paste followed by curing at modest temperatures. Scale sizes lie at the commercially available state of the art, and as an added benefit, the fabricated modules are fully encapsulated and mechanically rugged.
I. INTRODUCTION
T HE explosion of mobile and wearable electronics, IoT devices, robotics, point of care diagnostics, and similar applications is strongly stimulating the development of new approaches to the fabrication of miniature electronic systems. Several areas are experiencing technology evolution and development. Reduction of semiconductor chip size and new developments in 2.5-D and 3-D chip integration are resulting in a higher density of functionality in a given chip package volume [1] . Innovations in copper interconnect technology are also leading to higher component density through reduced trace/space dimensions, extensive use of microvias and viasin-pad and use of more layers. For other applications, several printed electronics techniques utilize quite different materials and processes for the fabrication of high-volume and low-cost circuitry [2] . Multiple techniques are under development for the construction of molded interconnect devices [3] , and smart structures integrating 3-D-printed mechanical structures with electronically active devices are under exploration [4] . All of these miniaturization technologies have their strengths and weaknesses [5] . Some, such as multilayer, finefeature copper interconnects with microvias are highly developed [6] . Other technologies, such as small 3-D-printed circuit boards [4] , are promising, but still in their infancy. However, in view of the diverse nature of the applications for miniature electronics and the many markets addressed, all seem likely to find suitable market segments as they mature.
This paper describes, in previously undisclosed detail, a novel approach to the fabrication of miniature electronic circuits in fully encapsulated monolithic blocks. This approach enables a high degree of miniaturization, but is characterized by relatively low capital equipment cost and a limited number of process steps. Almost all of the constituent processes are additive, resulting in a minimal waste stream. Finally, it is adaptable to the wide range of batch sizes that may be expected to result from fragmented markets and mass customization.
II. CONCEPT OVERVIEW
Nanoparticle silver inks and pastes are broadly used in many printed electronics applications and are usually applied to a dielectric substrate by inkjet, pen dispensing, stenciling, or aerosol deposition techniques. Refinement of these processes for the application of inks to a substrate surface has led to equipment capable of production of feature sizes on singlesided circuits in the range of tens of micrometers. However, these nanosilver techniques also share with the conventional etched copper technology, a practical constraint on trace height, with maximum trace height being substantially less than trace width [7] . For both approaches, this has a significant impact on the resistance of narrow conductors.
The processes described below take a somewhat different approach to nanosilver conductor fabrication that allows a higher aspect ratio for narrow conductors (see Fig. 1 the laser milling of narrow channels and pad structures in a suitable substrate and filling of these features with a nanoparticle silver ink using a simple squeegee technique. If desired, backside conductor patterns and connecting vias can also be laser fabricated at the same time. All of these features can be simultaneously filled with a conductive material and thermally cured to form a two-sided interconnect pattern. After the conductor patterns are constructed, polymer bumps are fabricated on the conductive pads using a silver epoxy. The cured epoxy bumps are later used to make contact to each of the active and passive components. This reverse bumping approach may be thought of as a variant of the polymer flipchip bonding technique [8] , where similar polymer bumps are formed on the chips themselves and used to connect to an unbumped conductor array.
The discrete, leadless components of the circuit are arranged in a pattern appropriate to the conductor bump layout and encapsulated into a monolithic block using a thermoset epoxy. After encapsulation, the conductor interconnect circuit is bonded to the monolithic block of components using a nonconducting thermoset epoxy, while the two assemblies are firmly pressed together to assure contact between all bumps and the corresponding pads. At this point, the complete circuit block is ready for marking and cutout using the laser or other techniques.
III. DETAILED DESCRIPTION OF PROCESS STEPS

A. Circuit Design
Circuit construction begins with an electronic design layout using a program capable of exporting a description of component placement and trace and via patterns. For much of the work described here, the Cadsoft Eagle program was used to generate the layout files in the DXF format, the drill files in the Excellon format, and the component orientation and location information in the tabular form. Several other programs with similar capabilities might also be used. During the layout phase, vias were located in component pads, when possible, and epoxy bump patterns were included for later export to dispensing equipment.
B. Interconnect Fabrication
The conductor fabrication process ( Fig. 2 ) has been demonstrated on a variety of substrate materials, including LCP, ABF, and polished alumina, However, in the work described in this paper, Dupont Kapton polyimide substrates of 50-75 μm thickness were used for the fabrication of two-layer interconnect patterns. By adjusting the beam focus parameters, laser average power, and substrate translation speed, smooth channels of controllable width and depth and microvias of diameter in the tens of micrometer range could be ablated into or through the substrate. For two-sided substrates, frontside conductor patterns, vias, and backside conductor patterns were sequentially ablated into the substrate before further processing.
For substrate patterning and drilling, a G-code program generated from the DXF and Excellon files was used to control a solid-state ultraviolet laser system operating at a wavelength of 355 nm with pulse durations in the tens of nanoseconds range. An average laser power of <100 mW was typically adequate for patterning. Most of the work reported here was carried out with a simple direct-write laser beam delivery system, in which the beam was focused to spot diameters ranging from 10 to 25 μm onto a substrate transported under the focused beam using a precision motion control system.
After the laser ablation sequence, the substrates were cleaned by a 5-min sonication in isopropyl alcohol followed by a second cleaning step using the low-pressure oxygen plasma. Channels and vias in the cleaned substrates could then be filled by applying a thin film of nanoparticle silver ink using a squeegee or similar approach to remove excess ink from the substrate surface. For prototyping or small-volume production, simply rubbing the surface with a lint-free tissue was found to be sufficient to achieve both excess ink removal and surface cleaning. Both the front and back channels as well as vias were filled in the same process step.
The efficient nanosilver ink filling of ablated features requires the use of an ink with a suitable concentration of solids and appropriate viscosity. Novacentrix ink Pchem PFI-722, which has a silver nanoparticle concentration of ∼60% and a viscosity of 800 cP, was found to be well suited to filling of channels and vias with the widths and depths of 10-30 μm and the via diameters of 30-50 μm. Inks from various manufacturers with lower solids concentrations were found to require several more fill and cure cycles and often still left vias incompletely filled. At channel widths greater than approximately 30 μm, removal of excess surface ink by squeegeelike procedures produced partial drag-out of ink from inside the channels. To minimize this problem, multiple narrow conductors were fabricated in a closely spaced parallel configuration to approximate wider conductors when necessary. Similarly, large pads were constructed by using a spiral pattern of narrower conductors (see Fig. 3 ). This had the added benefit of increasing the surface area available for the adhesion of the conductor to the substrate and providing a surface for the adhesion of epoxy bumps directly to the substrate.
After the ablated features were filled in first pass, the substrate was heated in a box oven to 150°C for 10 min. Volatiles evaporation led to shrinkage of the ink in the ablated features by ∼30%, so that a second filling cycle using the same procedure was employed to allow near-complete feature filling. Ink cure time and temperature exceeding the minimums recommended by the manufacturer were used in an effort to maximize the electrical conductivity of the sintered silver conductors produced by the process. With this combination of cure temperature and time, the resistivity of the nanosilver conductors was near the minimum specified by the manufacturer (about 3× bulk), while substrate shrinkage associated with several types of polyimide was minimized. A completed conductor pattern is shown in Fig. 3 .
Conductive polymer bumping of the substrate was initiated by first dispensing silver epoxy at bump locations using a pneumatically controlled syringe (Nordson Performus III) and a very fine-bore needle. Viscosity and thixotropic characteristics of the epoxy are critical at this step for repeatable production of small-diameter bumps of adequate height. After evaluation of several epoxies, it was found that the bumps of 150-200 μm width and 70-90 μm height could be reliably dispensed using a 33 gauge needle (Nordson EFD) and Epotek H20E-PFC conductive silver epoxy.
To assure a uniform height distribution, the dispensed bumps were cured in a leveling fixture like that shown in Fig. 4 . This fixture provided two heated vacuum platens separated by precision spacers. The bumped substrate with uncured bumps was held by vacuum against the flat surface of the lower platen, while a release film (Pacothane, 1 mil) was secured with vacuum to the flat upper platen. After curing for 15 min at 120°C, the polymer bumps exhibited a flattened top height of 50 μm and a typical height variation of only a few micrometers (see Fig. 5 ). 
C. Component Encapsulation
Fabrication of the component assembly was begun by using data from the layout program to place the components at their desired relative positions on the 50-μm single-sided Kapton tape with an acrylic pressure-sensitive adhesive. An elastomer seal of 2 mm thickness was then used to surround the component cluster and contain a thermally conductive thermoset epoxy (Protavic PNE30273 or Hysol FP4650) dispensed over the area surrounded by the elastomer seal to a height of ∼2 mm. The open assembly was then placed in a vacuum enclosure evacuated to less than 10 torr for 10 min to remove entrapped air.
Following degassing, the assembly was placed into a clamping fixture like that shown in Fig. 6(a) , which compressed the epoxy encapsulation material to a height of 1.5 mm, while the footprint of the area surrounded by the elastomer seal expanded to accommodate the epoxy volume. After clamping, the entire fixture was heated to 125°C for 30 min then ramped to 160°C for a 4 h postcure. After cooling to ambient temperature and removal of the Kapton carrier tape, the cured part exhibited a height of 1.5 mm, and all component pads were free from encapsulant and exposed for later electrical connection [see Fig. 6(b) ].
D. Bonding
In the final assembly step, the encapsulated component block was bonded to the interconnect circuit to electrically connect its components. This process requires that the two parts be accurately aligned with each other, following which underfill epoxy is applied in the bond gap and the components are pressed together and heated to cure the underfill epoxy. A standard flip-chip bonder would be suitable for this operation; however, similar equipment was constructed in house for this purpose [see the basic concept sketch (Fig. 7) ].
In the equipment constructed for bonding, the component block was mounted on a temperature-controlled vacuum chuck with pads facing upward. The chuck was, in turn, mounted on an XY-Theta three-axis stage. The bumped interconnect circuit was held by a transparent fused silica window mounted on a two-axis kinematic tip-tilt stage with vacuum ports configured at the edges of the window. A laser was used to monitor and Sketch of bonder used for attaching interconnect substrate to component block. adjust parallelism of the window with the bond surface of the component block. Epotek H74-110 epoxy underfill was dispensed on the top surface of the block, and the components and their respective interconnects were aligned using a stereo microscope viewing the assembly through the transparent window. The component and interconnect assemblies were then pressed together with a typical force of 100-200 g/bump. Under these conditions, the underfill epoxy flowed to fill the gap between the component block and the interconnect circuit, and the epoxy was set by heating the component block to a temperature of 110°C for 5 min. Upon removal from the bonder, the complete assembled circuit was now functional and ready for excision and marking using a 355-nm solid-state pulsed laser.
IV. EXAMPLES OF FUNCTIONAL SYSTEMS AND
INTERFACE WITH OTHER CIRCUITRY Fig. 8(a)-(d) shows several examples of functional systems fabricated with the procedure described in the above paragraphs. All of the miniature blocks have length and width dimensions between 8 and 12 mm and a height of 1.5 mm. Active components use QFN packages with a pad spacing of 500 μm and passives typically utilize 0201 or 0402 package sizes. All of the circuits use a two layer interconnect structure with microvias in pads and minimum conductor trace and the space dimensions of 15 μm. The use of fine-feature conductors allows multiple traces to be routed between the pads. These fine-feature conductor and via-in-pad capabilities enable full interconnection with only a two-layer conductor pattern as well as the overall miniaturization of the assembly. Fig. 8(a) shows a module containing an Atmel AT-328P microcontroller with separate voltage regulator, an inverter gate chip, and all associated passive components in 0201 surface-mount packages. This was combined with a second module containing an analog devices ADXL335 accelerometer and associated passives to produce the sensing and control portions of a complete wireless sensor shown in Fig. 8(b) . An Anaren A2400R24A 2.4-GHz transceiver and a CR1025 battery were mounted on the backside of the assembly for power and wireless communication. Accelerometer data wirelessly transmitted to a nearby computer were used to control a graphical display of orientation of the sensing node. Fig. 8(c) shows a microcontroller similar to that of Fig. 8 (a) that has been mounted to a 23-conductor flat jumper cable (Molex PremoFlex 15015-0423) with polyimide insulation and 0.3-mm conductor spacing. Zero-insertion-force connectors at each end of the cable allowed connection to external circuitry. It is easy to imagine how the wireless sensor of Fig. 8(b) or a similar collection of modules might be mounted on a flat cable to construct distributed sensing or signal processing systems. Fig. 8(d) shows a bottomside photograph of a module comprising a TI MSP4302553 microcontroller used to drive a TI TLC5940 16-channel LED driver, two TI TS5A21366 dual analog switches, and all associated passives. This module was used in conjunction with a battery power supply to drive a miniature, 48-elememt LED display.
All of the miniature monolithic blocks were designed with large 500-μm spiral pads to be used for connection to larger conventional rigid or flex printed circuit boards with copper conductors. It was found that solder connection to nanosilver pads is difficult and often results in delamination or damage of the pads. However, the use of conductive epoxy (Epotek H20E-PFC) for these connections has been found to be very effective, and the epoxy bond to both the silver conductor and the surrounding substrate material results in a robust connection. The application of nonconductive underfill such as Epotek H74-110 to the interface gap under the module results in a miniature electronic system block that is totally enclosed by nonconductive epoxies with all conductors shielded from environmental exposure.
V. THERMAL CYCLING TESTS
The materials involved in the interconnection of the circuit components in the modules are substantially more flexible than those used in solder bonding of packaged components to the conventional printed circuit boards, and it might be expected that the bonded assemblies would withstand ambient thermal variations relatively well. To confirm this, a limited set of thermal cycling tests were carried out on 50-element daisy chains of 0-0201 resistors (Vishay CRCW02010000Z0ED) connected in series and assembled in 10 mm × 10 mm × 1.5 mm blocks. Fig. 9 shows a typical test block configuration. Using a thermally controlled chuck with electrical heating and liquid CO 2 cooling, the temperature of a test block was cycled between −30°C and +150°C with a 10-min cycle duration. Four test blocks were subjected to a test regimen of 500 cycles with total circuit resistance monitored throughout the tests without detected failure.
Although these tests were quite limited in scope, the results suggest that no fundamental problems with thermal sensitivity are associated with this fabrication technique.
VI. CAPITAL EQUIPMENT AND SCALE-UP
Fabrication equipment used in the processes above is similar to that found in most semiconductor packaging and assembly facilities: an ultraviolet laser system similar to a via driller or marking system, a pick-and-place system that may incorporate syringe dispensing, a bonding apparatus similar to a flip-chip bonder, and epoxy encapsulation equipment. No photolithography, etching, or plating equipment is involved, and the waste stream is negligible. As a consequence, the entry-level complement of capital equipment is relatively inexpensive and has a small footprint.
The laser, dispensing, and component placement steps are software controlled, so that this approach is amenable to quick-turn, low-volume production. However, the serial processes (laser, placement, dispensing, and bonding) can also be quite fast, and a suitable choice of equipment will allow scale-up to relatively high production volume.
VII. CONCLUSION
The work discussed here describes in detail a method for the fabrication of miniature electronic modules using fine-feature nanoparticle silver conductors and leadless surface-mount components embedded into a monolithic polymer block.
Since many of the process steps are similar to those utilized in the conventional miniature circuit assembly on typical rigid or flex printed circuit boards, it is anticipated that assembly costs for the modules above will be similar as well. Although, nanoparticle silver is a relatively expensive material, only a very small amount is used in each module, so that material costs also should not be dramatically different from typical rigid or flex assemblies. As is the case in most examples of electronic system fabrication, module cost in high production volumes will typically be driven by the cost of the electronic components. Consequently, this fabrication approach could be viewed not as a means of cost reduction in volume production, but rather as a way to simplify miniaturization and prototyping, increase system robustness, minimize process wastes, and reduce capital equipment costs and space requirements. All of these features, however, reduce peripheral costs and bring competitive value to the technology.
